

# Applied Matrix Multiplication With the DSP563xx Enhanced Filter Coprocessor (EFCOP)

By Dejan G. Minic

This application note demonstrates the matrix multiplication technique using the DSP563xx Enhanced Filter Coprocessor (EFCOP). The EFCOP is a general-purpose, fully programmable filter coprocessor that operates concurrently with DSP core operations and requires minimal CPU intervention. The EFCOP has dedicated modes of operation for performing real and complex finite impulse response (FIR) filtering, infinite impulse response (IIR) filtering, adaptive filtering, and multichannel FIR filtering. This application note demonstrates how to use the EFCOP multichannel FIR filtering to perform matrix multiplications. After a quick refresher on matrix multiplication basics, this application note describes two ways to perform matrix multiplication on the EFCOP, which are polling or DMA with interrupts. A basic knowledge of the DSP563xx EFCOP is assumed.<sup>1</sup>

## CONTENTS

<b>1</b>	Matrix Multiplication Basics .....	2
<b>2</b>	Matrix Multiplication With EFCOP .....	2
<b>3</b>	Polling .....	9
<b>4</b>	DMA with Interrupts .....	13

### Appendix A:

Code for Polling .....	19
------------------------	----

### Appendix B:

Code for DMA with Interrupts .....	23
------------------------------------	----

---

1. For details on EFCOP architecture and functionality, consult the following documents: EFCOP programming chapter in the *DSP56321 Reference Manual* (DSP56321RM) and the application note entitled *Programming the DSP56300 Enhanced Filter Coprocessor (EFCOP)* (APR39).

# 1 Matrix Multiplication Basics

Two-dimensional matrices are designated by number of rows and columns. For example, a matrix with two rows and three columns is a  $2 \times 3$  matrix. To multiply two matrices (A,B) and get the correct result, the number of columns in matrix A must equal the number of rows in matrix B. **Example 1** illustrates matrix multiplication where matrix A is  $2 \times 3$  elements, and matrix B is  $3 \times 4$  elements, and their resulting product is matrix C, which is  $2 \times 4$  elements:

- Matrix A [ $2 \times 3$ ]
- Matrix B [ $3 \times 4$ ]
- Matrix C [ $2 \times 4$ ]
- $A \times B = C$

The matrix multiplication consists of a series of multiply and accumulate operations, commonly used in basic filtering operations. Because the EFCOP is a general-purpose, fully programmable filter coprocessor, it can be programmed to perform matrix multiplication very efficiently with minimal DSP core intervention.

**Example 1.**  $A \times B = C$

$$\begin{bmatrix} A_{11} & A_{12} & A_{13} \\ A_{21} & A_{22} & A_{23} \end{bmatrix} \begin{bmatrix} B_{11} & B_{12} & B_{13} & B_{14} \\ B_{21} & B_{22} & B_{23} & B_{24} \\ B_{31} & B_{32} & B_{33} & B_{34} \end{bmatrix} = \begin{bmatrix} C_{11} & C_{12} & C_{13} & C_{14} \\ C_{21} & C_{22} & C_{23} & C_{24} \end{bmatrix}$$


The order of multiplication of each element is as follows:

- $C_{11} = A_{11} B_{11} + A_{12} B_{21} + A_{13} B_{31}$
- $C_{21} = A_{21} B_{11} + A_{22} B_{21} + A_{23} B_{31}$
- $C_{12} = A_{11} B_{12} + A_{12} B_{22} + A_{13} B_{32}$
- $C_{22} = A_{21} B_{12} + A_{22} B_{22} + A_{23} B_{32}$
- $C_{13} = A_{11} B_{13} + A_{12} B_{23} + A_{13} B_{33}$
- $C_{23} = A_{21} B_{13} + A_{22} B_{23} + A_{23} B_{33}$
- $C_{14} = A_{11} B_{14} + A_{12} B_{24} + A_{13} B_{34}$
- $C_{24} = A_{21} B_{14} + A_{22} B_{24} + A_{23} B_{34}$

# 2 Matrix Multiplication With EFCOP


Finite impulse response (FIR) filters have four operating modes: real, complex, alternating complex, and magnitude. In addition, the EFCOP supports multiple channels. In an EFCOP filtering application that operates in real mode using a single channel, the EFCOP completes the following steps, which are also illustrated in **Figure 1**:

1. Take an input,  $x(n)$ , from the FDIR.
2. Save the input while shifting the previous inputs down in the filter data memory (FDM) by incrementing the value in the Filter Data Buffer Base Address (FDBA) register by one.
3. Multiply each input in the FDM by the corresponding coefficient,  $B_i$ , stored in the filter coefficient memory (FCM).
4. Accumulate the multiplication results.
5. Place the accumulation result,  $w(n)$ , into the Filter Data Output Register (FDOR).



**Figure 1.** EFCOP Multiplication Operation


The mathematical operations of this digital filtering are similar to those of matrix multiplication. We can use this similarity to our advantage when implementing a matrix multiplication algorithm. **Figure 2** illustrates the applied approach.



**Figure 2.** EFCOP Matrix Multiplication Operation


In this approach, we store the elements of matrix A in the FDM and the elements of matrix B in the FCM. We place the result of the multiplication operation, which is a single element of matrix C, into in the FDOR. If the values in the FDM and FCM are replaced by the values of two matrixes, we can successfully perform matrix multiplication using the EFCOP.

The dimensions of matrix A determine the values of the EFCOP configuration parameters. More specifically, the number of columns in matrix A determines the EFCOP filter length. For the matrix A that we have defined, which has three columns, the EFCOP filter length value is set to three. Similarly, the number of rows in matrix A determines the number of EFCOP filter channels. For our matrix A, which has two rows, the number of filtered channels is set to two. **Figure 3** illustrates the relationship of the EFCOP configuration parameter and the dimensions of matrix A.



**Figure 3.** Matrix A Dimensions


The Filter Count (FCNT) register, which sets the filter length, starts the count from 0, so (FilterLength – 1) is assigned to the FCNT register. The EFCOP Decimation/Channel Count (FDCH) register, which sets the number of EFCOP filter channels and the decimation, starts the count from 0, so (NumberOfChannels – 1) is assigned to the FDCH register. **Figure 4** illustrates the placement of matrix A and matrix B elements in the EFCOP memory.



**Figure 4.** EFCOP FDM and FCM Organization


The dimensions of matrix A make it necessary to configure the EFCOP for two channels and set its filter length to three. Therefore, the matrix A elements are ordered as follows: A11, A12, A13, A21, A22, and A23. Matrix A is ordered in the FDM in row-by-row order. Matrix B is placed into the FCM in column-by-column order. The matrix multiplication operation yields matrix C. When a  $2 \times 3$  matrix is multiplied with a  $3 \times 4$  matrix, the resulting matrix is a  $2 \times 4$ , as shown in **Figure 4**.

After the EFCOP registers are configured and the values of matrix A and B are properly placed into the FDM and FCM, respectively, the EFCOP can be enabled to start the calculation. The EFCOP first multiplies the filter data from channel 1 (A11, A12 and A13) with the first set of filter coefficients (B11, B21 and B31). The result is placed into matrix C memory space at location C11. **Figure 5** illustrates this operation.




**Figure 5.** The  $A_{11} \times B_{11} + A_{12} \times B_{21} + A_{13} \times B_{31} = C_{11}$  Operation

Next, the EFCOP multiplies the filter data from channel 2 (A21, A22 and A23) with the first set of filter coefficients (B11, B21 and B31). The result is placed into the matrix C memory space at location C21, as shown in **Figure 6**.




**Figure 6.** The  $A_{21} \times B_{11} + A_{22} \times B_{21} + A_{23} \times B_{31} = C_{21}$  Operation

Next, the EFCOP multiplies the filter data from channel 1 (A11, A12 and A13) with the second set of filter coefficients (B12, B22 and B32). The result is placed into the matrix C memory space at location C12, as illustrated in **Figure 7**.




**Figure 7.** The  $A_{11} \times B_{12} + A_{12} \times B_{22} + A_{13} \times B_{32} = C_{12}$  Operation

The EFCOP now multiplies the filter data from channel 2 (A21, A22 and A23) with the second set of filter coefficients (B12, B22 and B32). The result is placed into the matrix C memory space at location C22, as illustrated in **Figure 8**.




**Figure 8.** The  $A_{21} \times B_{12} + A_{22} \times B_{22} + A_{23} \times B_{32} = C_{22}$  Operation

Next the EFCOP multiplies the filter data from channel 1 (A11, A12 and A13) with the third set of filter coefficients (B13, B23 and B33). The result is placed into the matrix C memory space at location C13, as illustrated in **Figure 9**.




**Figure 9.** The  $A_{11} \times B_{13} + A_{12} \times B_{23} + A_{13} \times B_{33} = C_{13}$  Operation

Next, the EFCOP multiplies the filter data from channel 2 (A21, A22, and A23) with the third set of filter coefficients (B13, B23 and B33). The result is placed into the matrix C memory space at location C23, as illustrated in **Figure 10**.




**Figure 10.** The  $A_{21} \times B_{13} + A_{22} \times B_{23} + A_{23} \times B_{33} = C_{23}$  Operation

Next, the EFCOP multiplies the filter data from channel 1 (A11, A12 and A13) with the fourth set of filter coefficients (B14, B24 and B34). The result is placed into the matrix C memory space at location C14, as illustrated in **Figure 11**.



**Figure 11.**  $A_{11} \times B_{14} + A_{12} \times B_{24} + A_{13} \times B_{34} = C_{14}$

Finally, the EFCOP multiplies the filter data from channel 2 (A21, A22 and A23) with the fourth set of filter coefficients (B14, B24, and B34). The result is placed into the matrix C memory space at location C24, as illustrated in **Figure 12**.



**Figure 12.** The  $A_{21} \times B_{14} + A_{22} \times B_{24} + A_{23} \times B_{34} = C_{24}$  Operation

The matrix multiplication operation is complete, and the result is stored in the matrix C memory space in the following order: C11, C21, C12, C22, C13, C23, C14, C24. The following multiplication operations were performed:

- $C_{11} = A_{11} B_{11} + A_{12} B_{21} + A_{13} B_{31}$
- $C_{21} = A_{21} B_{11} + A_{22} B_{21} + A_{23} B_{31}$
- $C_{12} = A_{11} B_{12} + A_{12} B_{22} + A_{13} B_{32}$
- $C_{22} = A_{21} B_{12} + A_{22} B_{22} + A_{23} B_{32}$
- $C_{13} = A_{11} B_{13} + A_{12} B_{23} + A_{13} B_{33}$
- $C_{23} = A_{21} B_{13} + A_{22} B_{23} + A_{23} B_{33}$
- $C_{14} = A_{11} B_{14} + A_{12} B_{24} + A_{13} B_{34}$
- $C_{24} = A_{21} B_{14} + A_{22} B_{24} + A_{23} B_{34}$




### 3 Polling

Polling is one of the two ways discussed in this application note to perform matrix multiplication on the EFCOP. The other is DMA with interrupts, which is discussed in **Section 4, *DMA with Interrupts***, on page 13. Polling is the simplest method of supplying and retrieving data to/from the EFCOP. For a polling implementation, the following operations are performed:


1. Initialize matrices A and B.
2. Initialize pointers to the memory addresses of matrices A, B, and C.
3. Configure the EFCOP.
4. Enable the EFCOP and load the first data.
5. Retrieve the multiplication result from the EFCOP.
6. Disable the EFCOP and increment the FCB address.
7. Re-initialize the EFCOP and memory pointers and re-enable the EFCOP.
8. Perform steps 4, 5, 6, 7, and 8 until the matrix calculation is complete.

For our DSP code example, we define the dimensions of matrix A as  $2 \times 3$  and the dimensions of matrix B as  $3 \times 4$ . See **Figure 13**.



**Figure 13.** Declaration of Matrices A and B for Polling


**Figure 14** illustrates the data initialization operation.



**Figure 14.** Initializing the Data

**Figure 15** illustrates the data pointer initialization for both matrix A and matrix B. Notice that matrix A is placed into the X DSP memory and matrix B is placed into Y DSP memory. Matrix A must be listed in row-by-row order, and matrix B must be listed in column-by-column order. The matrix elements must be placed in this precise order for the EFCOP to process the data properly.

The address pointers r0, r2, r3, and r4 and address offset n4 are initialized. The r0 register points to the address of the current element of matrix C. This is the location where results are stored. The r2 and r3 registers point to the address of the current and next elements in matrix A. The remaining registers, r4 and n4, point to matrix B in such a way that the value in n4 is the offset from the address in r4.




**Figure 15.** Initializing the Data Pointers

After the data and address pointers are declared and initialized, we can set up and enable the EFCOP.

**Note:** We must disable the EFCOP before configuring any of its registers.

To disable the EFCOP, we write all zeros to the EFCOP Control Status Register (FCSR). Then we set the number of filter channels, filter length, beginning address of the FDDBA, and beginning address of the FCBA. Finally, we write the EFCOP configuration value to the FCSR to enable EFCOP operation. **Figure 16** illustrates the EFCOP the set up and enable procedure. Note the following EFCOP configuration settings:

- Real FIR filtering mode.
- Adaptive filtering mode is disabled and shared coefficient mode is enabled.
- Multi-channel mode is enabled and data initialization is disabled.
- Output and input interrupts are disabled.
- FDIR triggering is set to empty/full and FDOR triggering is set to full/empty.



**Figure 16. Set Up and Enable the EFCOP**

After the EFCOP is enabled, it can receive and process data. The first calculation pass loads the first elements of matrix A into the FDIR. When FDOR is full, we retrieve the results. Next, we must disable the EFCOP to increment the FCBA address to point to the next column of the matrix A. Also we must re-initialize the address pointer of matrix A. Now the EFCOP can be re-enabled and the process repeats until all elements of matrix A and B are multiplied.




Figure 17. EFCOP Operation Loop with Polling


## 4 DMA with Interrupts

For optimal matrix multiplication performance, you should use DMA with interrupts rather than polling to transfer data. The DMA method is far more efficient than polling because the DSP core has the least involvement in transferring data into and out of the EFCOP. For a DMA implementation, the following operations are performed:

1. Initialize matrix A and B.
2. Configure and enable EFCOP.
3. Set up and enable DMA1
4. Set up and enable DMA0

For the DSP code example, we define the dimensions of matrix A to be  $2 \times 3$  and matrix B to be  $3 \times 4$  (see **Figure 13**).

**Figure 18** illustrates the data initialization for both matrix A and matrix B. Notice that matrix A is placed into the X DSP memory and matrix B is placed into Y DSP memory. Matrix A must be listed in row-by-row order, and matrix B must be listed in column-by-column order. The matrix elements must be placed in this precise order for the EFCOP to process the data properly.




**Figure 18.** Initialize the Data

After the data is initialized, the EFCOP can be configured.

**Note:** We must disable the EFCOP before configuring any of its registers.

To disable the EFCOP, we write all zeros to the FCSR. Now we can set the number of filter channels, filter length, beginning address of FDDBA, and beginning address of FCBA. Finally, we write the EFCOP configuration value to the FCSR to enable the EFCOP. **Figure 19** illustrates the EFCOP initialization procedure. Note the following EFCOP configuration settings:


- Real FIR filtering mode.
- Adaptive filtering mode is disabled, and shared coefficient mode is enabled.
- Multi-channel mode is enabled and data initialization is disabled.
- Output and input interrupts are enabled.
- FDIR triggering is set to empty/full and FDOR triggering is set to full/empty.



**Figure 19.** Initialize the EFCOP

When the EFCOP is initialized, the DMA channels can be initialized. To eliminate the possibility of data loss, DMA channel 1 is configured and enabled first. This DMA channel takes the data results out of the FDOR register and places the data into the DSP memory. **Figure 20** illustrates the DMA1 initialization procedure. Note the following DMA1 configuration settings:

- DMA source is in Y memory, and it has no update and no offset.
- DMA destination is in Y memory, and it is post incremented by 1 and has no offset.
- Non 3D mode and continuous mode is off.
- Word transfer. DE is not cleared.
- DMA interrupts are enabled.
- DMA1 priority level 3.




**Figure 20.** Set Up and Enable DMA1

With DMA channel 1 configured and enabled it is safe to enable DMA channel 0. This DMA channel feeds the new data to be calculated to the FDIR. **Figure 21** illustrates the DMA0 initialization procedure. Note the following DMA0 configuration settings:

- DMA source is in X memory, and it post incremented by 1 and has no offset.
- DMA destination is in Y memory, and it has no update and no offset.
- Non 3D mode and continuous mode is off.
- Word transfer, DE cleared.
- DMA interrupt enabled.
- DMA1 priority level 2.





**Figure 21.** Set Up and Enable DMA0

After the EFCOP and DMA channels are configured and enabled, the matrix multiplication calculation begins to execute with minimal DSP core intervention. The DSP core can perform other processing and receive a DMA1 done interrupt, as illustrated in **Figure 22**. This interrupt updates the EFCOP coefficient address and restarts DMA channel 0. This process continues until all data is multiplied.




Figure 22. DMA1\_DONE Interrupt

## Appendix A: Code for Polling

```

;*****
; Multiply matrix A with matrix B and store the data at the y: memory location
; using EFCOP and polling method.
; This program is used to verify EFCOP matrix multiplication results.
;*****
    page 132,55,0,0,0
;*****
    TITLE 'matrix2.asm'
    nolist
    INCLUDE "ioequ.asm"
    list
;*****
; CONSTANT
;*****

START          equ $100                ; main program start address
A_ROWS         equ 2                   ; matrix A 2*3
A_COLS         equ 3
B_ROWS         equ 3                   ; matrix B 3*4
B_COLS         equ 4
C_ROWS         equ 2                   ; matrix C 2*4
C_COLS         equ 4

matrixA_addr   equ $2000               ; X addr. of Matrix A
matrixB_addr   equ $0                  ; Y addr. of Matrix B
matrixC_addr   equ $2000               ; Y addr. of Matrix C
expected_result equ $2100              ; Y addr. of expected result

FCON           equ $141                ; Enable EFCOP: Multi-Chan FIR, shar.coef
FALU           equ $002                ; scale factor =16 (4-bit arith. left
CHANNELS       equ $02                 ; 2 Channels
FIR_LEN        equ 3                   ; EFCOP FIR length
DST_COUNT      equ 4                   ; 3*8 Output count
FDBA_ADDRS     equ 0                   ; Data Taps Start Address x:$0.
FCBA_ADDRS     equ 0                   ; Coeff. Start Address y:$0.

;*****
; DATA
;*****

    org x:matrixA_addr
dc    $222222
dc    $444444
dc    $666666
dc    $111111
dc    $333333
dc    $555555
dc    $000000
dc    $000000
    
```

```

        org y:matrixB_addr
dc      $111111
dc      $dddddd
dc      $333333
dc      $000000
dc      $bbbbbb
dc      $555555
dc      $999999
dc      $000000
dc      $666666
dc      $aaaaaa
dc      $444444
dc      $000000
dc      $cccccc
dc      $222222
dc      $eeeeee

        org y:matrixC_addr
ds      $8

        org y:expected_result
dc      $1b4e81
dc      $16c16c
dc      $c962fc
dc      $d4c3b2
dc      $2468ac
dc      $1907f6
dc      $f6e5d4

        dc      $fb72ea

;*****
        org P:0
        jmp START
;*****
;* PROGRAM START
;*****

        org P:START
;
        movewp #84004f,x:M_PCTL      ; 311 PLL: 16.8*80/9=149.33 MHz
        movewp #80000a,x:$fffd0      ; 321 DPLL for 321
        movewp #00000c,x:$fffd1      ; 321 DPLL for 321
        rep #10
        nop

CALCSTART
        movewp #000,y:M_FCSR          ; Reset EFCOP

        move #matrixC_addr,r0         ; DEST. address
        move #matrixA_addr,r2         ; INPUT address
        move #matrixA_addr+3,r3       ; INPUT address
        move #0,r4                     ; FCDB address
        move #4,n4                     ; FCDB address offset

        movewp #CHANNELS-1,y:M_FDCH   ; 3 Channels, no decimation

```

```

movep #FIR_LEN-1,y:M_FCNT      ; FIR length
movep #FDBA_ADDRS,y:M_FDBA    ; FIR Data Taps Start Address
movep #FCBA_ADDRS,y:M_FCBA    ; FIR Coeff. Start Address

movep #FCON,y:M_FCSR          ; Enable EFCOP

                                ; EFCOP Control Status Register
                                ; [0] = FEN = 1 -> EFCOP enabled

                                ; [1] = FLT = 0 -> FIR filter
                                ; [2] = FADP = 0 -> adaptive mode disabled
                                ; [3] = FUPD = 0 -> coefficient update is complete
                                ; [5:4] = FOM = 00 -> Mode 0: Real FIR filter

                                ; [6] = FMLC = 1 -> Multichannel mode disabled
                                ; [7] = FPRC = 0 -> Initialization enabled
                                ; [8] = FSCO = 1 -> shared coefficients
                                ; [9] = Reserved = 0
                                ; [10] = FDIIE = 0 -> input interrupt disabled
                                ; [11] = FDOIE = 0 -> output interrupt disabled
                                ; [12] = FSAT = 0 -> Overflow or underflow has not occurred
                                ; [13] = FCONT = 0 -> memory contention has not occurred
                                ; [14] = FDIBE = 0 ->Filter data input buff.(FDIR) is empty/full
                                ; [15] = FDOBF = 0 ->Filter data output buff.(FDOR) is full/empty
                                ; [23:16] = reserved = 0

; ***** EFCOP Initilization *****

do #DST_COUNT, endd
do #FIR_LEN, endin
movep x:(r2)+,y:M_FDIR        ; initialize EFCOP input buffer
movep x:(r3)+,y:M_FDIR
endin nop
nop
movep x:(r2),y:M_FDIR
movep x:(r3),y:M_FDIR
jclr #15,y:M_FCSR,*          ; wait till output buffer full
movep y:M_FDOR,y:(r0)+
jclr #15,y:M_FCSR,*          ; wait till output buffer full
movep y:M_FDOR,y:(r0)+

nop
nop
movep #$000,y:M_FCSR        ; Reset EFCOP
rep #6
nop

move (r4)+n4                ; increment
movep r4,y:M_FCBA          ; FIR Coeff. Start Address

move #matrixA_addr,r2      ; re-init INPUT address
move #matrixA_addr+3,r3    ; re-init INPUT address

movep #FCON,y:M_FCSR      ; Enable EFCOP

endd nop

```

```

        nop
        nop
        jsr check
;*****
pass  nop
      debug
      nop
;*****
; verify generated output matches expected results
;*****

check

      move    #matrixC_addr,r0
      move    #expected_result,r4
      do #8, endc
      move    y:(r0)+,a
      move    y:(r4)+,b
      cmp     a,b
      jne     fail
endc

      rts
;*****
fail  nop
      debug
      nop

```

# Appendix B: Code for DMA with Interrupts

```

;*****
; This program demonstrates EFCOP matrix multiplication.
; Multiply matrix A with matrix B and store the data at the y memory
; location using EFCOP, interrupt service routine and dma transfers.
;*****
    page 132,55,0,0,0
;*****
    TITLE 'matrixdma_int.asm'

    nolist
    INCLUDE "ioequ.asm"
    INCLUDE "integu.asm"
    INCLUDE "equ.asm"
    INCLUDE "data.asm"

    list

    include 'int.asm'

    section matrixdma_int

;*****
; External Variable Definitions
;*****
; definitions of variables that are accessible by other routines external
; to this section

    xdef  PASS
    xdef  FAIL
    xdef  CALCSTART
    xdef  DONE

;*****

```

```

;* INTERRUPT VECTOR
;*****
    org P:0
    jmp START

;*****
;* PROGRAM START
;*****
    org P:START

;    movep #$84004f,x:M_PCTL          ; 311 PLL: 16.8*80/9=149.33 MHz
    movep  #$80000a,x:$ffffd0        ; 321 DPLL for 321
    movep  #$00000c,x:$ffffd1        ; 321 DPLL for 321
    rep #10
    nop

    clr   a
    clr   b
    nop
    nop

DMA_INIT
    bset   #8,sr
    bclr   #9,sr          ; unmask IPLs
    movep  #IPRCV,x:<<M_IPRC  ; enable dma interrupts
    movep  #IPRPV,x:<<M_IPRP  ; enable peripheral interrupts

CALCSTART
    movep  #$000,y:M_FCSR          ; Reset EFCOP
    move   #$2ffc,r2              ; DMA0 INT flag address
    move   #$1,n2                 ; for DMA1 INT flag address
    move   #FCBA_ADDRS,r4         ; FCDB address
;    move   #(B_ROWS+1),n4        ; FCDB address offset (+1 is for the 0s)
    move   #(B_ROWS),n4          ; FCDB address offset (+1 is for the 0s)

;***** EFCOP Initalization *****

```



```

movep      #(CHANNELS-1),y:M_FDCH ; 3 Channels, no decimation
movep      #(FIR_LEN-1),y:M_FCNT ; FIR length
movep      #FDBA_ADDRS,y:M_FDBA ; FIR Data Taps Start Address
movep      #FCBA_ADDRS,y:M_FCBA ; FIR Coeff. Start Address
movep      #FCON1,y:M_FCSR ; Enable EFCOP

;***** DMA 1 init to output DATA from EFCOP *****
movep      #M_FDOR,x:M_DSR1 ; DMA src. addr. points to EFCOP out reg.
movep      #matrixC_addr,x:M_DDR1 ; Init DMA destination address.
movep      #FIR_NUMOUT,x:M_DCO1 ; Init DMA count.
movep      #DCR1_VALUE,x:M_DCR1 ; Start DMA 1 with FDOBF output buffer
full
; DMA request.

; ***** DMA 0 init to input DATA to EFCOP *****
movep      #matrixA_addr,x:M_DSR0 ; DMA src addr points to the INPUT data
movep      #M_FDIR,x:M_DDR0 ; Init DMA destination address.
movep      #FIR_NUMIN1,x:M_DCO0 ; Init DMA count
movep      #DCR0_VALUE,x:M_DCR0 ; Init DMA contr reg to line mode
; with FDIBE input buffer empty DMA
request.
; ori      #$03,mr ; mask interrupts
nop
nop
nop
nop
nop
jclr      #0,x:M_DSTR,* ; wait till DMA 0 ends
movep      #$000,y:M_FCSR ; Reset EFCOP
movep      #FCON2,y:M_FCSR ; Enable EFCOP
nop
nop
nop
nop
movep      #matrixA_addr,x:M_DSR0 ; Reset DMA0 src. addr pointer
movep      #FIR_NUMIN2,x:M_DCO0 ; Init DMA count
movep      #DCR0_VALUE,x:M_DCR0 ; Enable DMA0

```

```

    nop
    nop
    nop

    bra    *                ; wait here

DONE
    ori    #$03, mr        ; mask interrupts
    movep  #DCR0_OFF, x:M_DCR0 ; Disable DMA0
    movep  #DCR1_OFF, x:M_DCR1 ; Disable DMA1
    jsr   CHECK

;*****
PASS  nop
    debug
    nop

;*****
; verify generated output matches expected results
;*****

CHECK
    move   #matrixC_addr, r0
    move   #expected_result, r4

    do #(C_ROWS*C_COLS), ENDC
    move   y: (r0)+, a
    move   y: (r4)+, b
    cmp   a, b
    jne   FAIL

ENDC

    rts

;*****
FAIL  nop
    debug
    nop

    endsec

;*****

```

```

end
;*****
;*****
;   Copyright (C) 2001 Freescale Semiconductor, Inc.
;*****

;*****

; int.asm
;*****

    opt      CC,MEX
    page    140
;*****
;
;   Copyright (C) 2001 Freescale Semiconductor, Inc.
;
;   Description:
;       This file holds the interrupt vectors and routines
;
;*****

;*****

    section int
;*****
; External Variable References
; references to variables defined external to this section
;*****

    xref     CALCSTART
    xref     PASS
    xref     FAIL
    xref     DONE
;*****
;External Routine Definitions
;*****
; definitions of routines that are accessible by other routines external to

```

```

; this section

;*****
; Local equates
;*****
INT      EQU      $000500
;*****

; Interrupt Vectors
;*****

        org      p:I_RESET          ;Hardware reset
        jsr      CALCSTART

        org      p:I_DMA0           ;DMA0 done
        jsr      DMA0_DONE

        org      p:I_DMA1           ;DMA1 done
        jsr      DMA1_DONE

;        org      p:I_SCITD          ;SCI transmit
;        jsr      STRINT

;        org      p:I_SI1RD          ;ESSI1 receive OK
;        jsr      DMA2_START

;        org      p:I_DMA2           ;DMA2 done
;        jsr      DMA2_DONE

;        org      p:I_SI0TD          ;ESSI0 transmit
;        jsr      DMA3_START

;        org      p:I_DMA3           ;DMA3 done short interrupt
;        jsr      DMA3_DONE

;        org      p:I_DMA4           ;DMA4 done

```

```

;      jsr      DMA4_DONE

;      org      p:I_DMA5                ;DMA5 done
;      jsr      DMA5_DONE

;      org      p:I_TIM0C              ;Timer 0 Compare
;      jsr      DMA4_START

;-----
; Interrupt Routines
;-----
      org      p:INT
;-----

DMA1_DONE
      nop                ; count how many times
      move      x:(r2+n2),a0        ; dma1 is accessed
      inc      a                ;
      nop                ;
      move      a0,x:(r2+n2)        ;

      jclr     #0,x:M_DSTR,*        ; wait till DMA 0 ends
      movep    #$000,y:M_FCSR       ; Reset EFCOP
      move     (r4)+n4              ; increment
      movep    r4,y:M_FCBA         ; FIR Coeff. Start Address
      movep    #FCON2,y:M_FCSR     ; Enable EFCOP
      nop
      nop
      nop
      nop
      nop
      move     #C_COLS,a0
      move     x:(r2+n2),b0
      cmp     a,b
      jge     DONE

```

```
    movep    #matrixA_addr,x:M_DSR0    ; Reset DMA0 src. addr pointer
    movep    #DCR0_VALUE,x:M_DCR0      ; Enable DMA0
    rti

;
;-----
DMA0_DONE
    nop
    move    x:(r2),a0
    inc    a
    nop
    move    a0,x:(r2)
    nop
    nop
    nop
    nop
    nop
    nop
    rti
;*****
    endsec
;*****
;*****
;    Copyright (C) 2001 Freescale Semiconductor, Inc.
;*****
```



## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **E-mail:**

[support@freescale.com](mailto:support@freescale.com)

### **USA/Europe or Locations not listed:**

Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
[support@freescale.com](mailto:support@freescale.com)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GMBH  
Technical Information Center  
Schatzbogen 7  
81829 München, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064, Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T. Hong Kong  
+800 2666 8080

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2004, 2005.