

Freescale Semiconductor, Inc.

Engineering Bulletin

Document Number: EB823

Rev. 0, 09/2015

MPC577xK STCU BIST Configuration

By: Gary Kerr

1. Introduction

This document describes the MPC577xK default Self-Test Control Unit (STCU) configuration for offline Built-In Self-Test (BIST). The default configuration is programmed in the MPC577xK UTEST FLASH section during factory test and enables BIST execution by default. BIST will execute at device startup events, as specified in the MPC577xK Reference Manual. This document provides instructions for disabling BIST execution. Details of the default configuration settings for **BIST** faults recommendations on handling BIST faults are also included in this document.

Contents

1.	Introduction	1
2.	STCU BIST Configuration Summary	2
3.	Disable BIST Execution.	2
4.	BIST Execution.	3
	BIST Clock Settings	
	LBIST	
	MBIST	
	Fault Handling	





2. STCU BIST Configuration Summary

- Offline BIST enabled by default
- Overall coverage level (with BIST enabled): ASIL-D
- PLL0: 66 MHz with IRCOSC reference
- LBIST
 - o Logic partitions 0-7 (see table 1), tested in parallel and sequentially
 - o Coverage/Algorithm: 90% Stuck-at
 - Execution time: 11.78 ms (+/- 8% according to IRC trim tolerance)
- MBIST
 - o Memory partitions 0-91, tested in parallel
 - o Coverage/Algorithm: Full test (including PMOS)
 - Execution time: 16.98 ms (+/- 8% according to IRC trim tolerance)

3. Disable BIST Execution

The default BIST configuration for MPC577xK enables BIST execution at start-up. To prevent execution of BIST at start-up, the STCU configuration must be adjusted to disable offline BIST.

The following DCF record should be written to the first open UTEST memory address to disable BIST: 0x7F000000, 0x0008000C.




Figure 1. How to identify first open UTEST memory address

MPC577xK STCU BIST Configuration, Engineering Bulletin, Rev. 0, 09/2015



4. BIST Execution

When enabled, BIST will execute at the following start-up events:

- Power-on reset (POR)
- External reset with the reset sequence configured in Reset Generation Module to start from PHASE1
- Destructive reset

When offline BIST execution is enabled, MBIST is executed before LBIST.

5. BIST Clock Settings

STCU offline BIST uses the PLL and IRC clock to generate an internal 66 MHz clock. No external clocks are required to run offline self-test.

6. LBIST

LBIST operates on the digital logic of the MPC577xK and uses scan test techniques to provide high coverage defect detection. The digital logic of the MPC577xK is segmented into eight individual LBIST partitions, as shown in table 1.

Partition	Logic Partition
0	INTC, ENET
1	AIPS1, PBRIDGE_1 peripherals
2	RCCU, Check core
3	Core0, Core1
4	MEMU, Flash, PRAM_CTRL, PFLASH_CTRL
5	AIPSO, PBRIDGE_O peripherals
6	SPT, WGM, PDI, CTE
7	MC_ME, JTAG

Table 1. LBIST Module Partitioning

The default execution order of the LBIST partitions is illustrated in figure 2. Note that LBIST tests are executed both in parallel and sequentially, to provide an optimal balance of execution time and current consumption.

Phase 1	Phase 2	Phase 3	Phase 4
LBIST0	LBIST3	LBIST4	LBIST6
LBIST1		LBIST5	LBIST7
LBIST2			

Figure 2. LBIST execution order

The default LBIST configuration for the MPC577xK provides 90% stuck-at coverage.

Freescale Semiconductor, Inc.



MBIST

7. MBIST

MBIST is executed for each of the memories listed in table 2. The memories are segmented into 92 individual memory partitions, as shown in table 2. The default MBIST configuration tests all MPC577xK memory partitions, 0-91, in parallel.

The default MBIST configuration for the MPC577xK executes Full Test Mode with PMOS test, which provides > 90% coverage.

Table 2. MBIST Memory Partitioning

Table 2. MBIST Memory Partitioning			
Partition Number	Memory Association		
0	BAM_ROM		
1	CAN_0		
2	CAN_1		
3	FLEXRAY DATA		
4	FLEXRAY LUT		
5	CAN_2		
6	CAN_3		
7	ETHERNET		
8			
9	CORFO DOA CHE		
10	COREO DCACHE		
11			
12	COREO DTAG		
13	CORFO DTOM		
14	COREO DTCM		
15			
16	000501040115		
17	COREO ICACHE		
18			
19	COREO ITAG		
20	00054.004.00		
21	CORE1 DCACHE		
22	CORE1 DTAG		
23			
24	CORE1 DTCM		
25	CODE4 ICACHE		
26	CORE1 ICACHE		
27	CORE1 ITAG		
28	00050 004045		
29	CORE2 DCACHE		
30	CORE2 DTAG		



Partition Number	Memory Association	
31		
32	CORE2 DTCM	
33	CORESTICACITE	
34	CORE2 ICACHE	
35	CORE2 ITAG	
36	DMA	
37	DDAMO	
38	PRAM0	
39	DDAN41	
40	PRAM1	
41	DDAMA	
42	PRAM2	
43	PRAM3	
44	CIVIANY	
45		
46	PRAM4	
47	PRAIVI4	
48		
49		
50	PRAM5	
51	CIVIANA	
52		
53		
54	PRAM6	
55	FIVAIVIU	
56		
57		
58	PRAM7	
59	I IVAIVI/	
60		
61	RESERVED	
62	NESERVED	
63		
64		
65		
66	SPT	
67		
68		
69		
70		

Freescale Semiconductor, Inc. 5



Fault Handling

Partition Number	Memory Association
71	
72	
73	
74	
75	
76	
77	
78	
79	
80	
81	
82	SPT TWIDDLE
83	SFT TWIDDLE
84	
85	
86	
87	
88	CWG LUT
89	CWG LOT
90	
91	MCAN

8. Fault Handling

The default configuration for the MPC577xK sets all BIST faults as recoverable faults.

After BIST execution, application software should check the following registers to determine whether a fault has occurred:

- STCU2 error register: STCU2_ERR_STAT (will read all zeros if no fault occurred)
 - o Recoverable Faults Status Flag: STCU2_ERR_STAT[RFSF]
 - o Unrecoverable Faults Status Flag: STCU2_ERR_STAT[UFSF]

If a fault has occurred, the following STCU2 status registers should be read to determine the source of the fault:

Table 3. STCU2 BIST Status Registers

STCU Register Name	Register Description	Expected value if no fault after BIST execution
STCU2_MBSL	Off-Line MIBST Status Low Register	0xFFFF_FFFF
STCU2_MBSM	Off-Line MBIST Status Medium Register	0xFFFF_FFFF
STCU2_MBSH	Off-Line MBIST Status High Register	0x0FFF_FFFF
STCU2_MBEL	Off-Line MBIST End Flag Low Register	0xFFFF_FFFF



STCU Register Name	Register Description	Expected value if no fault after BIST execution
STCU2_MBEM	Off-Line MBIST End Flag Medium Register	0xFFFF_FFFF
STCU2_MBEH	Off-Line MBIST End Flag High Register	0x0FFF_FFFF
STCU2_LBS	Off-Line LBIST Status Register	0X0000_00FF
STCU2_LBE	Off-Line LBIST End Flag Register	0X0000_00FF

The STCU2 communicates fault information to the Fault Control and Collection Unit (FCCU) to indicate the occurrence of an unrecoverable fault and/or a recoverable fault failure during the BIST sequence. If a fault does occur, application software should check the FCCU status registers to see if a multi-bit error has occurred. The FCCU has dedicated fault input mappings for STCU BIST fault indications, as shown in table 4.

Table 4. FCCU Non-Critical Fault Mapping for STCU Module

FCCU Non-Critical Fault Number	Description
NCF[6]	Critical fault indication from STCU
NCF[7]	Non-critical fault indication from STCU
NCF[8]	Critical fault indication from STCU in case LBIST or MBIST control signals go to wrong condition during user application

Refer to the FCCU module chapter in the device reference manual for more information. Consult the MPC577xK Reference Manual and Safety Manual to ensure that fault handling is performed correctly in order to achieve required safety coverage levels.



How to Reach Us:

Home Page:

freescale.com

Web Support:

freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off.

All other product or service names are the property of their respective owners.

© 2015 Freescale Semiconductor, Inc.

