

ES_PT5110NTHQ

PTN5110NTHQ errata sheet

Rev. 1.0 — 19 October 2020

Errata sheet

Document information

Information	Content
Keywords	PTN5110NTHQ errata
Abstract	Errata sheet for PTN5110NTHQ



1 PTN5110NTHQ errata #1: Device presents Rd when not powered

1.1 Introduction

Recently we discovered that PTN5110NTHQ failed Lecroy Type-C compliance test TD 4.1.2 (CC Unpowered Voltage Test).

TD 4.1.2 Unpowered CC Voltage Test	Fail
Rp Default	Fail The PUT's CC voltage is not in vOPEN range.
Rp 1.5A	Fail The PUT's CC voltage is not in vOPEN range.
Rp 3A	Fail The PUT's CC voltage is not in vOPEN range.

1.2 Investigation

During this test power is removed from the DUT (device under test), and the tester then presents Rp on CC1 and CC2. The tester then checks the DC voltage on CC1 and CC2, and if the DC voltage on CC1 or CC2 drops down to Vrd range then the test fails. If the DC voltage on CC1 and CC2 remains within Vopen then the test passes.

PTN5110NTHQ fails TD 4.1.2 because Rd is presented on both CC1 and CC2 when the device is not powered by either VBUS or VDD. During the test, Rd on CC1 or CC2 will pull the DC voltage down to within Vrd range.

PTN5110NTHQ is a DFP, power source Type-C/PD device and it should always present high impedance on CC1 and CC2 when it is not powered. But because of a design requirement to support dead battery in other devices in the PTN5110/PTN5110N family, PTN5110NTHQ would present Rd instead of high impedance when it is not powered.

1.3 Workaround

To workaround this issue, CC pins must be isolated from the Type-C connector when the device is not powered, and when the device is powered CC pins must be connected to the Type-C connector. The proposal is to insert one N-channel MOSFET between each CC pin and the Type-C connector. The N-channel MOSFETs would be off when the board is not powered and switches to on when the board is powered. Such a circuit is shown below:




Figure 1. Workaround circuit

Since CC signals are use for communication between DFP and UFP, as well as to provide VCONN to accessory devices, the gate of the N-channel MOSFETs must be at least VCONN (max)+Vgs(th)(max) to pass VCONN through. Optimally, the gate voltage should be as high as possible to minimize Ron of the N-channel MOSFET. If VCONN is not supported by the design, then the gate can be connected to 3.3V if Vgs(max) is approximately 1V.

Choosing the right N-channel MOSFET is a trade-off between the maximum gate voltage, maximum drain continuous current, maximum Rds(on). The smaller package such as SOT-523 normally has lower Vgs and lower drain current as well as Rds(on). And if a smaller package is referred then drain current, Rds(on) and Vgs must be taken into consideration when selecting the N-channel MOSFET. For example, if the selected device has lower Vgs(max) than an available voltage rail to turn on the device, then a resistor divider can be used to bring Vgs to within an acceptable level.

Below are the recommended N-channel MOSFETs with a standard SOT-23 package and a smaller package. Similar devices can be chosen from a different manufacturer.

Manufacturer Part Number Vgs(th)(max) Ron @ Vgs Id (max) Vgs(max) Package

- MCC SI3134KE-TP 1.1V 0.380 @ 4.5V 0.75A +/-12V SOT-523
- On Semi MGSF1N03 2.4V 0.100 @ 10V 2.4A +/-20V SOT-23

1.4 Conclusion

Lecroy Type-C compliance test TD 4.1.2 (CC Unpowered Voltage Test) passes with the work-around implemented on the PTN5110NTHQ demo board.

Type C		Compliance Test	Result	Description
TD 4.1.2 Unpowered CC Voltage Test			Pass	
Rp Default			Pass	
Rp 1.5A			Pass	
Rp 3A			Pass	

2 Legal information

2.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

2.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or

the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

2.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Figures

Fig. 1. Workaround circuit 2

Contents

1	PTN5110NTHQ errata #1: Device presents	
	Rd when not powered	2
1.1	Introduction	2
1.2	Investigation	2
1.3	Workaround	2
1.4	Conclusion	3
2	Legal information	4

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 19 October 2020

Document identifier: ES_PT5110NTHQ