

## Mask Set Errata for Mask 0N16X

This report applies to mask 0N16X for these products:

- MKE1xZ64Vxx4
- MKE1xZ32Vxx4

**Table 1. Errata and Information Summary**

Erratum ID	Erratum Title
ERR010888	Core: Processor accesses to the I/O port during exception stacking can report incorrect privilege
ERR010364	LPI2C: LPI2C sends a STOP condition if transmit FIFO is empty on the completion of a master-receive transfer
ERR010752	LPI2C: Slave Busy Flag may incorrectly read as zero when 10-bit address mode enabled in slave mode.
ERR010792	LPI2C: Slave Transmit Data Flag may incorrectly read as one when TXCFG is zero.
ERR011097	LPSPi: Command word not loaded correctly when TXMSK=1
ERR011089	LPSPi: In Continuous transfer mode with CPHA =1, WCF bit is not set for every word.
ERR010527	LPUART: Setting and immediately clearing SBK bit can result in transmission of two break characters
ERR010656	LPUART: The RXD Pin Active Edge Interrupt flag does not assert when an active edge is detected

**Table 2. Revision History**

Revision	Changes
0	Initial revision
1	No changes to errata with this revision



## **ERR010888: Core: Processor accesses to the I/O port during exception stacking can report incorrect privilege**

**Description:** Arm 852671: Processor accesses to the I/O port during exception stacking can report incorrect privilege

Affects: Cortex-M0+

Fault Type: System Category B

Fault Status: Present in: r0p0, r0p1 Open.

The Cortex-M0+ processor implements both an AHB-Lite master and a dedicated, low-latency I/O port. The I/O port includes side-band signaling (IOPRIV) to indicate whether a transaction originates from privileged or unprivileged code.

Due to this erratum, if the stack pointer corresponding to unprivileged code is positioned such that it lies at an address corresponding to the I/O port, a subsequent exception entry from, or return to said code erroneously results in the associated load/store of the XPSR being marked as privileged on the I/O port.

This erratum does not affect accesses to the AHB-Lite master port, or any debugger accesses. The value written to the location is limited to XPSR values corresponding to Thread mode. The value read from the location is discarded and not exposed to software.

Configurations affected

The processor and system must be configured to:

- 1) Include the I/O port (IOP parameter value 1).
- 2) Include User/Privilege support (USER parameter value 1, or MPU parameter value not 0).
- 3) Use IOPRIV to implement privilege sensitive peripherals on the I/O port interface.

Implications

The value of IOPRIV during the load/store of the XPSR erroneously indicates the transaction is privileged, when it should be marked as unprivileged. Systems using IOPRIV to implement protection on the I/O port can be subject to transactions generated by unprivileged code appearing as privileged transactions through unexpected use of the stack-pointer.

**Workaround:** If a system is using IOPRIV and implements an MPU, then the MPU can be configured to prohibit unprivileged accesses to the required location. If an MPU is not implemented, and IOPRIV is being used, then there is no workaround.

## **ERR010364: LPI2C: LPI2C sends a STOP condition if transmit FIFO is empty on the completion of a master-receive transfer**

**Description:** If the transmit FIFO is empty at the end of a master receive transfer and the AUTOSTOP (MCFGR1[AUTOSTOP]) bit in the Master Configuration Register 1 is clear, the LPI2C master sends a STOP condition before the next repeated START condition.

**Workaround:** Use software or DMA to queue up the subsequent transfer in the transmit FIFO before the completion of the master-receive transfer.

**ERR010752: LPI2C: Slave Busy Flag may incorrectly read as zero when 10-bit address mode enabled in slave mode.**

**Description:** When operating in slave mode with 10-bit addressing enabled and an address match is detected on the first address byte, the Slave Busy Flag, SSR[SBF], may incorrectly read as zero.

**Workaround:** When using the LPI2C in slave mode when 10-bit addressing is enabled, and the SSR[SBF] bit is read as a one, then the flag is set. If it is read as a zero, it must be read a second time and this second read will be the correct state of the bit.

**ERR010792: LPI2C: Slave Transmit Data Flag may incorrectly read as one when TXCFG is zero.**

**Description:** When SCFGR1[TXCFG] = 0, the slave transmit data ready flag can incorrectly assert for one cycle.

**Workaround:** Set SCFGR1[TXCFG] = 1.

**ERR011097: LPSPi: Command word not loaded correctly when TXMSK=1**

**Description:** When the Transmit Command Register is written with TCR[TXMSK]=1 and the next write to the TX FIFO is another command, then the first command may not load correctly.

**Workaround:** When writing the Transmit Command Register with TCR[TXMSK]=1, wait for the TX FIFO to go empty (FSR[TXCOUNT] = 0) before writing another command to the Transmit Command Register.

**ERR011089: LPSPi: In Continuous transfer mode with CPHA =1, WCF bit is not set for every word.**

**Description:** When Transmit Command Register is written with TCR[CONT]=1 and TCR[CPHA]=1, SR[WCF] bit flag is not set after data is transferred. Therefore polling for SR[WCF] flag to identify if data has been sent can cause MCU to be stuck.

**Workaround:** When using continuous transfer mode TCR[CONT]=1 and TCR[CPHA]=1, do not use SR[WCF] flag to determine if data has been sent, fill up instead transmit FIFO with the following data without waiting for SR[WCF] flag to be set.

**ERR010527: LPUART: Setting and immediately clearing SBK bit can result in transmission of two break characters**

**Description:** When the LPUART transmitter is idle (LPUART\_STAT[TC]=1), two break characters may be sent when using LPUART\_CTRL[SBK] to send one break character. Even when LPUART\_CTRL[SBK] is set to 1 and cleared (set to 0) immediately.

**Workaround:** To queue a single break character via the transmit FIFO, set LPUART\_DATA[FRETSC]=1 with data bits LPUART\_DATA[T9:T0]=0.

**ERR010656: LPUART: The RXD Pin Active Edge Interrupt flag does not assert when an active edge is detected**

**Description:** The RXD Pin Active Edge Interrupt (LPUART\_STAT[RXEDGIF]) flag in the LPUART Status Register should set when an active edge is detected and the Receiver Enable (LPUART\_CTRL[RE]) bit in the LPUART Control Register is set. However, the LPUART\_STAT[RXEDGIF] flag will only set if the RX Input Active Edge Interrupt Enable (LPUART\_BAUD[RXEDGIE]) bit in the LPUART Baud Rate Register is also set. Note that LPUART\_BAUD[RXEDGIE] enables the interrupt for the LPUART\_STAT[RXEDGIF] flag.

**Workaround:** Set LPUART\_BAUD[RXEDGIE] bit if using the LPUART\_STAT[RXEDGIF] flag.

**How to Reach Us:****Home Page:**[nxp.com](http://nxp.com)**Web Support:**[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2020 NXP B.V.

