

Mask Set Errata for Mask 2M53M

Introduction

This report applies to mask 2M53M errata information for the MC56F8006 Digital Signal Controller.

Errata Number	Description	Impact and Workaround
1	If the Computer Operating Properly (COP) is used to wake the device from the Partial Power Down (PPD) mode, the COP may count down too quickly.	<p>Impact: The device may not wake from the PPD mode reliably.</p> <p>Workaround: Use the RTC timer to wake from the PPD mode to the Run mode, rather than the Computer Operating Properly (COP) or use a timeout longer than 100MS for the COP to wake the device from Partial Power Down mode. The COP may be used to bring the device out of PPD mode if the COP is driven by the low power oscillator rather than by a crystal.</p>
6	Unexpected Loss of Reference (LOR) from COP when COP clock is slower than the IP Bus Clock causes reset of system. The LOR function must be enabled in the COP for this to happen, as well as for the COP to be clocked more slowly than the IP Bus Clock.	<p>Impact: With PGA hardware trigger mode enabled in both PGAs, each PDB trigger signal will cause each PGA to generate a pre-trigger signal to both ADCs. This results in the ADC pretrigger signal contention and the sample_select inside the ADCs to toggle and cause the wrong ADC status and control register to control the conversion.</p> <p>Workaround: Configure both ADC status and control registers in each ADC to the same value (that is, ADCSC1A=ADCSC1B) and then check the COCO flag bits in both ADC status and control registers for each ADC.</p>

Document Revision History

Revision	Correction
0	Initial Release
1	Added workaround for Errata Number 1
2	Added Errata Number 5
3	Added Errata Number 6
4	Removed errata 2, 3, 4, and 5

How to Reach Us:

Home Page:
freescale.com

Web Support:
freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

© 2010–2014 Freescale Semiconductor, Inc.